Digital Component |
|
Wikipedia
|
Proto Part
|
|
|
|
|
4000 |
|
|
|
|
Serie |
ENG - Fr - De - It - Es - Pt - NL |
|
7400 |
|
|
|
|
|
ENG - Fr - De - It - Es - Pt - NL |
|
|
Serie |
ENG - Fr - De - It - Es - Pt - NL |
|
|
List of 7400 Serie |
ENG - Fr - De - It - Es - Pt - NL |
|
|
|
|
SN74AHC02N |
|
|
|
SN74AHC08N |
|
|
|
SN74HC11N |
|
|
|
SN74AHC74N |
|
|
|
SN74AHC132N |
|
|
|
SN74AHC138N |
|
|
|
SN74AHC273 |
|
|
|
SN74HC682N |
|
|
|
|
Boolean Algebra |
|
ENG - Fr - De - It - Es - Pt - NL |
|
Boolean Function |
|
|
|
|
|
|
|
Buffer |
|
|
|
|
|
|
|
Clock |
|
ENG - Fr - De - It - Es - Pt - NL
|
|
|
|
|
|
Counter |
|
ENG - Fr - De - It - Es - Pt - NL
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Decoders |
|
ENG - Fr - De - It - Es - Pt - NL |
|
Demultiplexers |
|
ENG - Fr - De - It - Es - Pt - NL |
|
|
|
|
|
FiFo |
|
ENG - Fr - De - It - Es - Pt - NL |
|
|
|
|
|
Flip Flop |
|
ENG - Fr - De - It - Es - Pt - NL |
|
|
|
|
|
|
|
|
|
Logic Gate |
|
|
|
|
AND |
ENG - Fr - De - It - Es - Pt - NL |
|
|
INV |
ENG - Fr - De - It - Es - Pt - NL |
|
|
NAND |
ENG - Fr - De - It - Es - Pt - NL |
|
|
OR |
ENG - Fr - De - It - Es - Pt - NL |
|
|
NOR |
ENG - Fr - De - It - Es - Pt - NL |
|
|
XOR |
ENG - Fr - De - It - Es - Pt - NL |
|
|
|
|
|
Karnaugh Map |
|
ENG - Fr - De - It - Es - Pt - NL |
|
|
|
|
|
Micro Controller Unit |
MCU |
ENG - Fr - De - It - Es - Pt - NL |
|
|
|
|
|
Memory |
|
ENG - Fr - De - It - Es - Pt - NL |
|
|
RAM Random Access Memory |
ENG - Fr - De - It - Es - Pt - NL |
|
|
|
|
|
Multiplexer |
|
ENG - Fr - De - It - Es - Pt - NL |
|
|
|
|
|
Processor |
|
|
|
|
ALU |
ENG - Fr - De - It - Es - Pt - NL |
|
|
ARM Architecture |
ENG - Fr - De - It - Es - Pt - NL |
|
|
CPU Central Processing Unit |
ENG - Fr - De - It - Es - Pt - NL |
|
|
FPU Floating Point Unit |
ENG - Fr - De - It - Es - Pt - NL |
|
|
Harvard Architecture |
ENG - Fr - De - It - Es - Pt - NL |
|
|
Risc Reduced Instruction Set Computer |
ENG - Fr - De - It - Es - Pt - NL |
|
|
Status Register |
ENG - Fr - De - It - Es - Pt - NL |
|
|
Von Neumann Architecture |
ENG - Fr - De - It - Es - Pt - NL |
|
|
|
|
|
Programmable Logic |
|
|
|
|
GAL |
ENG - Fr - De - It - Es - Pt - NL |
|
|
PAL Programmable Array Logic |
ENG - Fr - De - It - Es - Pt - NL |
|
|
PLD Programmable Logic Device |
ENG - Fr - De - It - Es - Pt - NL |
|
|
FPGA Field Programmable Gate Array |
ENG - Fr - De - It - Es - Pt - NL |
|
|
|
ENG - Fr - De - It - Es - Pt - NL |
|
|
|
|
|
Reset |
|
|
|
|
|
|
|
Shift Register |
|
ENG - Fr - De - It - Es - Pt - NL |
|
|
|
|
|
Schmitt Trigger |
|
ENG - Fr - De - It - Es - Pt - NL |
|
|
|
|
|
Three State Logic |
|
ENG - Fr - De - It - Es - Pt - NL
|
|